Project #2

Simulation of CPU, Cache, Bus, and Memory Datapath

By: Jeff Grindel – A20237004

Subhi Beidas –

Instructor: Dr. Suresh Borkar

ECE 585-01

Due Date: 4/11/2013

**II. Executive Summary**

This report goes over what project the group was assigned with, how the group went about designing and implementing the project by making certain assumptions, backing up those assumptions with correct output data. The report finishes with a longer conclusion and all the related code attached.

**III. Introduction**

**IV. Design**

**V. Implementation**

**VI. Results**

**VII. Conclusions**

**Attachments**

Each individual program’s code will be attached, the individual test benches for the components won’t be necessary, since the overall test bench works without issue.